The oxide semiconductor thin-film transistors (TFTs) form a huge branch in the field of active matrix displays and diodes due to its attractive properties of a reasonable electrical mobility, transparency for visible light, and low fabrication costs. [1] [2] [3] However, an instability issue regarding the voltage-bias stress and which accelerated under illumination has persisted in terms of the general use of the oxide material in technology. The general origins of the bias instability are known as the defect creation, charge trapping, vacancy ionization, and environmental conditions. 4, 5 The bias stress generates or traps carriers inside the channel or at the interface between the channel and the gate insulator, resulting in the threshold voltage (V TH ) shift. The ionization of the oxygen vacancy (V O ) under illumination creates electron carriers, thereby accelerating the V TH shift. Last, the moisture and oxygen in air can also affect the carrier level so that it makes passivation treatment or structural modification necessary. A high electrical mobility can be expected for the In contained ZnO semiconductor due to the high carrier density in the In, while simultaneously generated defects also degrade the device stability. 6, 7 The doping of a carrier suppressor such as Zr, Hf, and Ga into the semiconductor can stabilize the defect level for the development of device reliability, but most carrier suppressors also reduce the electrical mobility. 8, 9 A previous study reported the c-axis aligned crystal InGaZnO (CAAC-IGZO) TFTs as an effective source of the negative bias illumination. 10, 11 The CAAC-IGZO decreased the defect level at the deep bandgap states more than the amorphous IGZO, even maintaining its electrical characteristics. In spite of the IGZO crystallization without the axis orientation, a high temperature annealed crystallization can also reduce the defect level and enhance the device stability. 12 It is understood that the defect level in the sub-conduction band is effectively diminished by the crystallization; therefore, the simple annealing process for crystallizing the oxide semiconductor can be an alternative to the preservation of the reliability without a deterioration of its initial characteristics. Even though the IGZO is a credible material for many applications, the limitation on electrical mobility at around 10 cm 2 / V s shows that a higher conductive oxide is still required. Consequently, crystallizing InZnO (IZO) TFTs have a potential in terms of the maintenance of a high electrical mobility with reliability among the other oxide materials.
In this study, amorphous IZO TFTs are transformed into the crystal phased devices by high temperature annealing. The phase variation of the IZO thin film is identified as a function of the annealing temperature, and the electrical characteristics and stability of both devices are compared through an electrical structure based analysis.
The amorphous IZO TFTs were fabricated as the bottomgate structure on a highly doped P-type Si wafer through the use of a 100 nm thermally grown SiO 2 as a gate insulator. The IZO thin film (In:Zn ¼ 7:3) was deposited as an active channel layer using radio frequency (RF) sputtering with a sputter power of 100 W and an oxygen partial pressure (O 2 /O 2 þ Ar) of approximately 9.1% under 5 mTorr of working pressure. A lift-off technique was exploited for patterning the channel layer with a width/length area of 200 lm/50 lm through photolithography. An alpha step measurement identified the channel thickness as 50 nm. To crystallize the IZO thin film, a post-channel annealing was progressed for 1 h in a tube furnace with a varying temperature of 600 C, 800 C, and 1000 C. Mo electrode of 150 nm was deposited as a source and drain contact using sputtering, and last, all devices were heated at 200 C for 1 h to reduce the contact resistance. To identify the crystal structure of the IZO thin films depending on the annealing temperature, X-ray diffraction (XRD) patterns were measured as a function of post-channel annealing temperature (T P ), which is shown in Fig. S1 (supplementary material). Up to 600 C, XRD peak of the IZO does not show any particular peak intensity that is related to the IZO. While at a further T P increment at 800 C, the diffraction peaks of (211) Published by AIP Publishing. 110, 232104-1 peaks (JCPDS 06-0416) shows the film was changed from amorphous to crystalline structure. The clear peak at 2h ¼ 31 is attributed to the (222) plane of the bixbyite In 2 O 3 structure, 13 and the phase change oriented from the ZnO is not detectable on the diffraction pattern. The peak intensity at T P ¼ 1000 C is not significantly increased compared to that at the T P ¼ 800 C, indicating the crystallinity of the IZO did not grow any further with raising temperature.
Figs. 1(a)-1(d) display the cross-sectional transmission electron microscopy (TEM) images of the IZO thin films with varying T P . The images at the downside of each brightfield image show the high magnification focus of the IZO film, and the insets indicate the selected area electron diffraction (SAED) patterns of the IZO. In the bright-field images of as-deposition (as-dep) and T P ¼ 600 C annealed samples, the morphology variation is not appeared as increasing T P . Alternatively, a clear crystalline shape is identifiable in the enlarged images of the T P ¼ 800 C and 1000 C. The SAED patterns also show the definite evidence of the IZO phase transformation from the amorphous to the polycrystalline state after the T P ¼ 800 C. In addition, the creation of a surface undulation on the IZO and a shallow interlayer between the IZO and the SiO 2 are discovered in the images over 800 C. The surface undulation is considered as a formation of the crystalline grain, 14 and the interlayer creation could be originated from a mixture of the two layers caused by the high annealing temperature.
Following the crystallization confirmation, the IZO film composition variation was investigated owing to the morphology degradation after the 800 C as shown earlier. The graphs in Figs. 2(a)-2(d) are the depth profiles from the IZO to the SiO 2 measured by the time-of-flight secondary ion mass spectrometry (TOF-SIMS). The interface between the IZO and SiO 2 is relatively distinguishable at the as-dep (a) and T P ¼ 600 C states (b), while the Zn ion in the IZO film is diffused into the SiO 2 layer after the T P ¼ 800 C (c). The diffusion caused a reduction of Zn composition ratio in the IZO, and created a layer with higher amount of In. The compositional variation was advanced as the Zn diffusion deeply penetrated into the SiO 2 layer at the T P ¼ 1000 C (d). After the identification of the structural changes in the IZO thin film, the electrical characteristics of the IZO TFTs were investigated. Figure 3(a) 
where the g m is the gradient of the transfer curve, W/L is the ratio of the channel width and length, and C ox is the capacitance per unit area of the gate insulator. The l FE at the maximum value of the g m was represented as the electrical mobility. The transfer curve of the as-dep IZO TFTs was changed to a constant line shape after 600 C due to the higher electrical conductivity of the channel by the electron carrier generation. 15 As the T P approached to 800 C, the conductive channel was retransformed to the semiconductor, predicted as a consequence of the channel crystallization. The variation of the electrical conductivity could be the result of the diminution of the V O in the amorphous channel by the IZO crystalline arrangement. The device parameters of the l FE , V TH , and SS at 800 C were calculated to 53.58 cm 2 /V s, 8.31 V, and 0.58 V/dec, respectively. The significant l FE boost could be owing to the variation of the channel composition ratio, which is caused by the high In amount in the semiconductor. 6, 16 Lastly at the T P ¼ 1000 C, the transfer curve was negatively shifted by the creation of the electron carrier, and the values of the l FE , V TH , and SS were 46.34 cm 2 /V s, À1.86 V, and 0.96 V/dec, respectively. The degradation of the l FE and SS could be originated from the severe deformation of the channel and interfacial layers by the extreme annealing temperature. The device parameters at each T P are summarized in Table I .
The electrical reliability as the variation of the film phase structure was investigated. The as-dep and T P ¼ 800 C IZO TFTs were selected as the amorphous and crystalline devices for evaluating under the bias stress. The test was implemented inside a dark chamber under the vacuum condition to minimize the environmental effects from the air. The stress test was carried out until 7200 s and the measurement interval was set to 600 s. A gate-source voltage (V GS ) of À40 V and the V DS of 10 V were applied for the negative bias stress (NBS), and V GS ¼ 40 V and V DS ¼ 10 V for the positive bias stress (PBS). The transfer curve of the as-dep IZO TFTs under the NBS was gradually shifted to the negative side. Whereas which of the 800 C annealed device was slightly moved to the positive side within relatively early test time. The parallel shift of the transfer curve under the NBS was attributed to the donor-like trap states by the gate electric field. 17, 18 The trap states at the IZO/SiO 2 interface were shifted by the NBS upon the Fermi level so that the traps donate charges to the conduction band. On the other hand, the trap sites in IZO TFTs were eliminated by the crystallization, which reduced the negative V TH shift under NBS. The sudden positive shift of V TH revealed that new charge trapping sites could be created in the crystallized IZO TFTs and capture electrons during the measurement. The electron trapping at the interface between the channel and the gate insulator or at the grain boundary inside the channel could be attributed to the positive V TH shift even under the NBS. A similar phenomenon was reported on the poly-Si TFTs. 19 The electrons trapped and fixed into the defect sites can also erase the defect density, and as a consequence, the SS characteristic was significantly improved in the first 1200 s of the NBS. The gate voltage movement at the 1 nA drain current (DV 1nA ) in the as-dep device was approximately À16.0 V. In the case of the PBS, the evolution at the as-dep IZO TFTs shows a gradual movement to the positive side with a degradation of the SS value, while they remained stationary for most of the stress time at the T P ¼ 800 C. In the next phase, the NBS and PBS under illumination (NBIS and PBIS) were performed with a white LED light of 290 lux. The negative shifting of the as-dep curves was drastically increased under the NBIS compared to the NBS by the assistance of the illumination. After crystallization, however, the DV 1nA was decreased from À34.6 V to À5.4 V, and this reduction ratio was much larger than that under the NBS test (even though the positive shift at the T P ¼ 800 C was included). It means that the V O ionization accelerated by the illumination was also decreased. Therefore, it leads to the possibility that the defect states which corresponding to the diminution of the V O was decreased after the crystallization of the IZO TFTs. It is also noticeable that the T P ¼ 800 C under NBIS showed SS reduction. Decreasing SS could explain the elimination of trap site on the interfaces or the channel grain boundary during the measurement as similar to the NBS test. The movement of the transfer curves under the PBIS was relatively comparable to that under the PBS for both devices. The DV 1nA under all of the stress tests is summarized in Fig. 3(b) , and Fig. S3 (supplementary material) shows the evolution of the transfer curves under the bias stress tests.
In addition, a similar report has been published regarding the stability of the IZO crystallization. Oh et al. fabricated IZO TFTs by varying the composition ratio of In and Zn. 20 An increasing of the In content in the polycrystalline ZnO transformed the IZO film into the amorphous phase. As the phase variation, the device stability was simultaneously degraded whereas the electrical characteristics were improved. They mentioned that the In weakened the crystal structure of the ZnO and created the V O , which showed a lower stability in the IZO TFTs with the high In amount. In our study, the bias stability of the crystalline IZO TFTs was enhanced with the high In concentration, which is regarded for the possibility of high performance devices with an excellent stability in terms of the crystallized oxide TFTs.
For a further investigation in a perspective of the electronic structures, a systematic spectroscopic analysis was performed in the beamline 2A of Pohang Acceleration Lightsource. Figure 4(a) shows the normalized O K1 edge Xray absorption spectroscopy (XAS) spectra of the as-dep and T P ¼ 800 C IZO films as the amorphous and crystalline phased devices, respectively. The relative peak intensities in the spectra from 530 eV to 550 eV reflect the hybridized orbitals of the oxygen p-projected density of states for the In 5sp, Zn 4sp, and O 2p. 21 The post-annealing process increased the relative intensities of the K1 edge spectra, which can be attributed to the enlarged conduction band area and the dominant feature of orbital hybridization of In 2 O 3 . 22 With the increased number of the unoccupied hybridized orbital states, the carrier transport on the conduction band can be enhanced. The defect states below the conduction band edge around 531 eV were detected from the second-derivative spectra. Figure 4 (b) depicts the enlargement of the band edge states below the conduction band. The amount of the defect state for the T P ¼ 800 C was clearly decreased compared to that of the as-dep IZO, which results from the reduction of V O below the conduction band. [23] [24] [25] [26] [27] Regarding the decreased amount of the defect states, the NBS could not create the donor-like defect states in the IZO after the crystallization. In addition, the reduction of V O density suppressed the V O ionization under the illumination stress. Therefore, the crystalline IZO TFTs showed the highly reliable and stable performance under NBS and NBIS.
In conclusion, crystallized IZO TFTs were revealed, and their electrical characteristics and bias stability were investigated in a comparison with the amorphous IZO TFTs. The electrical mobility was greatly improved in the crystallized devices due to the compositional variation and the phase transformation, which were mainly oriented by the In 2 O 3 , respectively. The reduction of the vacancy defects that are located near the conduction band edge supports the origin of the stability in the crystalline phase. Crystallization is potentially an effective reliability solution, even in the highly defective semiconductors, for the increasing of the electrical performances.
See supplementary material for the characterization of the IZO films by XRD and XPS. Output curves of IZO TFTs and the evolution of transfer curves under the stress tests are also included.
